




# Introduction to Field Programmable Gate Arrays





# Outline

- Historical introduction.
- Basics of digital design.
- FPGA structure.
- Traditional (HDL) design flow.


A decorative graphic consisting of two groups of three circles. The first group has a solid purple circle on the left, a white circle with a purple outline in the middle, and a white circle with a purple outline on the right. The second group has a solid purple circle on the left, a white circle with a purple outline in the middle, and a solid purple circle on the right. The word "Outline" is written in black text over the first solid purple circle.

# Outline

- Historical introduction.
- Basics of digital design.
- FPGA structure.
- Traditional (HDL) design flow.


# Historical Introduction

- In the beginning, digital design was done with the '74 series of chips.
- Some people would design their own chips based on Gate Arrays, which were nothing else than an array of NAND gates:




# Historical Introduction

- The first programmable chips were PLAs (Programmable Logic Arrays): two level structures of AND and OR gates with user programmable connections.
- Today such devices are generically called Programmable Logic Devices (PLDs).



# Historical introduction

- A complex PLD (CPLD) is nothing else than a collection of multiple PLDs and an interconnection structure.
- Compared to a CPLD, a Field Programmable Gate Array (FPGA) contains a much larger number of smaller individual blocks + large interconnection structure that dominates the entire chip.



A decorative graphic consisting of two groups of three circles. The first group on the left has a solid light purple circle on the left, a white circle with a light purple outline in the middle, and a solid light purple circle on the right. The second group on the right has a solid light purple circle on the left, a white circle with a light purple outline in the middle, and a solid light purple circle on the right. The word "Outline" is written in black text over the first solid circle.

# Outline

- Historical introduction.
- **Basics of digital design.**
- FPGA structure.
- Traditional (HDL) design flow.




# Basics of digital design

- Unless you really know what you are doing, stick to synchronous design: sandwiching bunches of combinational logic in between flip flops.
- Combinational logic: state of outputs depend on current state of inputs alone (forgetting about propagation delays for the time being). E.g. AND, OR, mux, decoder, adder...
- D-type Flip flops propagate D to Q upon a rising edge in the clk input.
- Synchronous design simplifies design analysis, which is good given today's logic densities.




# Don't do this!




Toggle flip-flops get triggered by glitches produced by different path lengths of counter bits.

# Basics of (synchronous) Digital Design



High clock rate:  
144.9 MHz on a  
Xilinx Spartan IIE.



Higher clock rate:  
151.5 MHz on the  
same chip.


Illustrating the latency/throughput tradeoff

A decorative graphic at the top of the slide consists of two groups of three circles. The first group on the left has a solid light purple circle on the left, a white circle with a light purple outline in the middle, and a white circle with a light purple outline on the right. The second group on the right has a solid light purple circle on the left, a white circle with a light purple outline in the middle, and a solid light purple circle on the right. The word "Outline" is written in black text, overlapping the first solid circle.


# Outline

- Historical introduction.
- Basics of digital design.
- **FPGA structure.**
- Traditional (HDL) design flow.


# Basic FPGA architecture




# The logic block: a summary view




Example: using a LUT as a full adder.



# A practical example: Xilinx Virtex II Pro family (used in the lab)




Overview




Processor Block = CPU Core + Interface Logic + CPU-FPGA Interface  
D9068-2\_03a\_060701

Embedded PowerPC




Configurable Logic Block (CLB)




Digitally Controlled Impedance (DCI)

# A practical example: Xilinx Virtex II Pro family








Slice



Detail of half-slice

# A practical example: Xilinx Virtex II Pro family

<p>24 Horizontal Long Lines 24 Vertical Long Lines</p>	
<p>120 Horizontal Hex Lines 120 Vertical Hex Lines</p>	
<p>40 Horizontal Double Lines 40 Vertical Double Lines</p>	
<p>16 Direct Connections (total in all four directions)</p>	
<p>8 Fast Connects</p>	

09031\_60\_110200

Routing resources




# FPGA state of the art




- In addition to logic gates and routing, in a modern FPGA you can find:
  - Embedded processors (soft or hard).
  - Multi-Gb/s transceivers with equalization and hard IP for serial standards as PCI Express and Gbit Ethernet.
  - Lots of embedded MAC units, with enough bits to implement single precision floating point arithmetic efficiently.
  - Lots of dual-port RAM.
  - Sophisticated clock management through DLLs and PLLs.
  - System monitoring infrastructure including ADCs.
  - On-substrate decoupling capacitors to ease PCB design.
  - Digitally Controlled Impedance to eliminate on-board termination resistors.

# Embedded processors




# Why use embedded processors?





Customization: take only the peripherals you need and replicate them as many times as needed. Create your own custom peripherals.

*Performing some software tasks in hardware can be expensive*




*Performing some hardware tasks in software can be slow*




Strike optimum balance in system partitioning.

# Serial signaling



- Avoids clock/data skew by using embedded clock.
- Reduces EMI and power consumption.
- Simplifies PCB routing.

# Clock management







# Outline

- Historical introduction.
- Basics of digital design.
- FPGA structure.
- **Traditional (HDL) design flow.**

# Traditional design flow 1/3




# Traditional design flow 2/3






# Traditional design flow 3/3



# VHDL 101




Boolean Expression:  $F = \overline{A \cdot B + C \cdot D}$

VHDL Code 1: `F <= not ( (A and B) or (C and D) )`

VHDL Code 2: `F <= (A and B) nor (C and D)`

Both VHDL code segments produce exactly the same hardware.

# VHDL 101: hierarchy



```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity MUX2 is
    port (SEL, X1, X2 : in std_logic;
          Y           : out std_logic);
end entity MUX2;
```

```
architecture ARCH1 of MUX2 is

    component AOI -- declare component
        port (A, B, C, D : in std_logic;
              F           : out std_logic);
    end component;

    signal SELB, T : std_logic;

begin

    SELB <= not SEL;

    AOI_inst : AOI -- instantiate component
        port map (A => SELB, B => X1, C => SEL, D => X2, F => T);

    Y <= not T;

end ARCH1;
```